ようこそ (yōkoso) to the colloquium event at Computational Systems Biology Lab Nara Institute of Science and Technology, Japan

日時(Date)	2020/01/14 3:10-4:40 pm (4th period)
場所 (Location)	エーアイ大講義室, AI,Inc. Seminar Hall(L1)
講演者 (Presenter)	Prof. Abu Asaduzzaman; Wichita State University, Kansas, USA
題目(Title) 概要	High Performance Computing, Machine Learning, and Big Data Analytics for Common Good
(Abstract)	The talk starts with a brief historical background of high-performance computing (HPC), machine learning (ML), and big data (BD) analytics. Today, HPC is essential for modeling and simulation; ML is being used for simulation and data analytics; and BD is vital for acquiring and analyzing data from many different sources. To satisfy tomorrow's computational needs, the convergence of HPC, ML, and BD will be beneficial, if not mandatory. The talk presents three projects developed by the speaker and his team—the first project shows how data and thread regrouping may enhance HPC performance; the second project illustrates a ML-based imaging technique using HPC that can guide real-time surgical procedures; and the third project demonstrates how geospatial BD analytics using HPC and ML can help regional economic success. The talk ends with a discussion on computational challenges where Nara Institute of Science and Technology and Wichita State University can contribute together for common good.
講演言語 (Language)	English
講演者紹介 (Introduction of Lecturer)	Abu Asaduzzaman (born 1969, Bangladesh) is an Associate Professor of Computer Engineering at Wichita State University, Kansas, USA. His research interests include high-performance computing, parallel programming, data analytics, and embedded systems. He has authored more than 20 refereed journal articles and more than 95 peer-reviewed conference papers out of his research work. His lab has earned top research designation, a GPU (short for graphics processing unit) Research Center by Nvidia. He has received research grants from Kansas NSF, Nvidia, NetApp, and other organizations. He is a senior member of the IEEE, and member of the ASEE and many student honor societies including Phi Kappa Phi, Tau Beta Pi, Upsilon Pi Epsilon, and Golden Key. As an invited speaker, he has presented his research work at professional forums in Bangladesh, Japan, Sri Lanka, Thailand, Turkey, and USA. Currently he serves as the Director of the Undergraduate (B.S.) Computer Engineering program in his department.

司会(Chair) Md. Altaf-Ul-Amin

January 14, 2020

ようこそ (yōkoso) to the colloquium event at Computational Systems Biology Lab Nara Institute of Science and Technology, Japan

"High Performance Computing, Machine Learning, and Big Data Analytics for Common Good"

Presenter:

Dr. Abu Asaduzzaman (Zaman), Associate Professor Director of CAPPLab; Director of Computer Engineering Programs Department of Electrical Engineering and Computer Science Wichita State University, USA

January 14, 2020

"<u>High Performance Computing</u>, <u>Machine Learning</u>, and <u>Big Data Analytics</u> for Common Good"

High Performance Computing (HPC)

HPC can be a bit hard to define...

> 1985, the first National Science Foundation (NSF) HPC partnership among

- (i) the San Diego Supercomputer Center (SDSC) at the University of California San Diego,
- (ii) the Pittsburgh Supercomputer Center (PSC) at the University of Pittsburgh,
- (iii) the Nat'l Center for Supercomputing Apps (NCSA) at the University of Illinois Champagne-Urbana,
- (iv) the Cornell Theory Center (CTC) at Cornell University, and
- (v) the John von Neumann Center (JNC) at Princeton University.

Machine Learning (ML)

ML is a result of advancements in Artificial Intelligence (AI)

> 1990s, ML (a subcategory of AI) to give machines the ability to learn

Big Data (BD) Analytics BD is huge ... 2.5 Quntiliian Bytes (2.3 Trillion Gigabytes)

Data analysis is rooted in statistics, pretty long history...

1990s, data mining, a computational process to discover patterns in large datasets
 2010s, Big Data Analysis on the Cloud: Amazon Redshift and Google BigQuery

"Machine Learning," https://www.education-ecosystem.com/guides/artificial-intelligence/machine-learning/history/

"How Big is Big Data?," https://www.sisense.com/blog/infographic-big-big-data/

[&]quot;High Performance Computing," https://confluence.xsede.org/pages/viewpage.action?pageId=1677620

[&]quot;A Brief History of Data Analysis," https://www.flydata.com/blog/a-brief-history-of-data-analysis/

utline

Introduction

- About Myself (Asaduzzaman)
- Computing Systems: Past, Present, and Future

High Performance Computing (HPC)

- Hybrid HPC Systems and Parallel Computing/Programming
 - "Regrouping Data/Threads for Improving CPU-GPU Performance"
- "A Communication-Aware Cache-Controller for HPC Systems"

Machine Learning (ML): Medical Image Processing

- "Real-Time Image Processing for Breast Cancer Treatment"
- Geospatial Big Data (BD) Analytics using HPC and ML
- "Geospatial Cyberinfrastructure for Common Good"
- **Q/A:** Discussion

QUESTIONS? Any time, please!



Dr. Zaman

About Myself

- Name: A S MD Asaduzzaman, Abu Asaduzzaman (Zaman)
- Born: 1969, Bangladesh
- Current Affiliation: Wichita State University (WSU), USA
 - Associate Professor of Computer Engineering, EECS Department
 - Director of CAPPLab and Director of Computer Engineering Programs

Scholarly Activities

- Grants: Kansas NSF, Nvidia, NetApp, WSU, …
- Publications: Journal ~ 20, Conference Proceedings ~ 95, …
- Reviews: NSF, IEEE journals and conferences, …
- Presentations: Bangladesh, Canada, Japan, Sri Lanka, Thailand, Turkey, and USA

About Myself

- Dr. Asaduzzaman or Dr. Abu?
 - > Dr. Zaman (!)

Education: PhD from?

Florida Atlantic University, Boca Raton, Florida, USA

Current Affiliation?

Wichita State University (WSU), Wichita, Kansas, USA

We are not <u>WSU</u> for





Computing Systems: Past, Present, and Future

Computing Systems:

- Systems that do computations. ... computers? ...
- Computations (i.e., information processing) include phenomena ranging from simple calculations to human thinking.
- ... simple/less computations to complex/more computations
- ➤ Need more performance → high performance computing
- ➤ Complex/dynamic computations → machine learning
- > More computations \rightarrow big data analytics
- Other issues: security, etc. (beyond the scope of this presentation)

Computing Systems: Past, Present, and Future

Evolution of Computer Systems What do we see?



"Evolution of products," https://collaborativebriefresearch.wordpress.com/2011/01/31/evolution-of-products/

Computing Systems: Past, Present, and Future ■ Computer Systems: 1975–2009



Computing Systems: Past, Present, and Future

Timeline of Programming Languages When started?												
	Year	Name	Contributor(s)	Predecessor(s)								
	1804	Jacquard Loom	Joseph M. Jacquard	None (unique language)								
	1946	ENIAC Short Code	R. Clippinger, J. von Neumann, A. Turing	ENIAC coding system								
	1947	ARC Assembly	Kathleen Booth	ENIAC coding system								
	1956	LISP (concept)	John McCarthy	IPL								
	1956	Fortran I IV	J.W. Backus at IBM	FORTRAN								
	1959	COBOL (concept)	The CODASYL Committee	FLOW-MATIC, COMTRAN, FACT								
	1964	BASIC	J.G. Kemeny & T.E. Kurtz at Dartmouth College	FORTRAN II, JOSS								

"Timeline of programming languages," https://en.wikipedia.org/wiki/Timeline_of_programming_languages

Computing Systems: Past, Present, and Future

-	Time	line of Progran	nming Languages	Python or Java?
	Year	Name	Contributor(s)	Predecessor(s)
	1970	Pascal	N. Wirth and K. Jensen	ALGOL 60, ALGOL W
	1972	(K&R) C	Dennis Ritchie	B, BCPL, ALGOL, 68
	1972	Prolog / SQL	A. Colmerauer / IBM	2-level W-Grammar / ALPHA, Quel (Ingres)
	1978	MATLAB (?)	C. Moler, U. New Mexico	Fortran
	1980	Ada 80	J. Ichbiah, C Honeywell B	Green
	1983	C++	Bjame Stroustrup	C with Classes
	1989	Python	Guido van Rossum	ABC, SETL
	1995	Java	J. Gosling, Sun Microsys	C, Simula 67, C++, Smalltalk, Ada 83, Objective-C, Mesa



Matrix Multiplication $\begin{bmatrix} A_{1,1} \\ A_{2,1} \end{bmatrix}$	$\begin{bmatrix} A_{1,2} \\ A_{2,2} \end{bmatrix} \begin{bmatrix} B_{1,1} \\ B_{2,1} \end{bmatrix}$	$\begin{bmatrix} B_{1,2} \\ B_{2,2} \end{bmatrix} = \begin{bmatrix} \end{bmatrix}$	$C_{1,1}$ $C_{2,1}$	$\begin{bmatrix} C_{1,2} \\ C_{2,2} \end{bmatrix}$
■ [C] = [A] [B]				B
> 2 x 2 Matrix			b _{1,1} b _{2,1}	b _{1,2} b _{1,3} b _{2,2} b _{2,3}
8 (i.e., 2 * 2^2) multiplications		[]	┙ ┙	
4 (i.e., 1 * 2^2) additions		Δ	1 a _{1,2}	
Real example:			1 a _{3,2}	→ C _{3,3}
$1 \ 3 \ 5 \ 6 = 26 \ 30$	G	$_{1} = A_{1} \ _{1}B_{1}$	1 + A1	2 ^B 2 1
		.,,	,,	, -
$A_{1,1} = 1; A_{1,2} = 3$ $B_{1,1} = 5; B_{1,2} = 6$ $A_{2,1} = 2; A_{2,2} = 4$ $B_{2,1} = 7; B_{2,2} = 8$	<i>C</i> 1	$A_{2} = A_{1, 1}B_{1}$, 2 + <i>A</i> 1,	2 ⁸ 2, 2
$C_{1,1} = 1x5 + 3x7 = 5 + 21 = 26$ $C_{1,2} = 1x6 + 3x8 = 6 + 24 = 30$	C ₂	$A_{1,1} = A_{2,1}B_{1}$, 1 + A ₂ ,	2 ⁸ 2, 1
$C_{2,1} = 2x5 + 4x7 = 10 + 28 = 38$				
$C_{2,2} = 2x6 + 4x8 = 12 + 32 = 44$	c_2	$A_{2,2} = A_{2,1}B_{1}$, 2 + A ₂ ,	2 ⁸ 2, 2



Matrix Multiplication (+) •[C] = [A] [B]

$$\begin{pmatrix} a_{0,0} \ a_{0,1} \ a_{0,2} \\ a_{1,0} \ a_{1,1} \ a_{1,2} \\ a_{2,0} \ a_{2,1} \ a_{2,2} \end{pmatrix} \star \begin{pmatrix} b_{0,0} \ b_{0,1} \ b_{0,2} \\ b_{1,0} \ b_{1,1} \ b_{1,2} \\ b_{2,0} \ b_{2,1} \ b_{2,2} \end{pmatrix} = \begin{pmatrix} c_{0,0} \ c_{0,1} \ c_{0,2} \\ c_{1,0} \ c_{1,1} \ c_{1,2} \\ c_{2,0} \ c_{2,1} \ c_{2,2} \end{pmatrix}$$

 $\begin{aligned} c_{0,0} &= a_{0,0} \, b_{0,0} + a_{0,1} \, b_{1,0} + a_{0,2} \, b_{2,0} \, c_{0,1} = a_{0,0} \, b_{0,1} + a_{0,1} \, b_{1,1} + a_{0,2} \, b_{2,1} \, c_{0,2} = a_{0,0} \, b_{0,2} + a_{0,1} \, b_{1,2} + a_{0,2} \, b_{2,2} \\ c_{1,0} &= a_{1,0} \, b_{0,0} + a_{1,1} \, b_{1,0} + a_{1,2} \, b_{2,0} \, c_{1,1} = a_{1,0} \, b_{0,1} + a_{1,1} \, b_{1,1} + a_{1,2} \, b_{2,1} \, c_{1,2} = a_{1,0} \, b_{0,2} + a_{1,1} \, b_{1,2} + a_{1,2} \, b_{2,2} \\ c_{2,0} &= a_{2,0} \, b_{0,0} + a_{2,1} \, b_{1,0} + a_{2,2} \, b_{2,0} \, c_{2,1} = a_{2,0} \, b_{0,1} + a_{2,1} \, b_{1,1} + a_{2,2} \, b_{2,1} \, c_{2,2} = a_{2,0} \, b_{0,2} + a_{2,1} \, b_{1,2} + a_{2,2} \, b_{2,2} \end{aligned}$

- > 3 x 3 Matrix
- How many multiplications and additions?
- > 27 (i.e., 3 * 3^2 i.e., 3^3) multiplications
- ➤ 18 (i.e., 2 * 3² i.e., (3 1) * 3²) additions

Programming (Traditional C, Pthread/C, CUDA/C) Matrix Multiplication (in C)

```
void matrixMul()
```

```
int i, j, k;
int collector;
for (i=0; i<matstr.x ; i++) {
  for (j=0; j<matstr.y; j++) {
    for (k=0; k<matstr.x; k++) {
        collector += (matstr.b[i*matstr.x + k] * matstr.a
[matstr.y*k + j]);
    }
    matstr.c[i*matstr.x + j] = collector;
    collector = 0;
  }
}
/* end matrixMul */
```

Programming (Traditional C, Pthread/C, CUDA/C) Matrix Multiplication (in Pthread/C)

int main (int argc, char *argv[])

```
void *matrixMul(void *arg)
  pthread attr t attr;
                                       int i, j, start, end, len ;
                                       int row, col;
  . . .
  pthread attr init(&attr);
                                       long offset;
                                       offset = (long)arg;
  pthread attr setdetachstate(&attr
                                       len = matstr.len;
                                       start = offset*len:
  for(i=0;i<NUMTHRDS;i++)</pre>
                                       end = start + len;
    pthread create(&callThd[i], &at
                                       for (i=start; i<end ; i++) {</pre>
  pthread attr destroy(&attr); /* t
                                         row = (i==0? 0: i/matstr.x);
  for(i=0;i<NUMTHRDS;i++)</pre>
                                         col = (i==0? 0: i%matstr.y);
                                         for (j=0; j<matstr.x; j++) {</pre>
    pthread join(callThd[i], &statu
                                           matstr.c[col*matstr.x + row] += (matstr.b[col*matstr.x +
 pthread mutex destroy(&mutexsum);;;;
                                        * matstr.a[matstr.y*j + row]);
                                         pthread exit(NULL);
                                     (int) arg, col, row); */
  return 0;
}/* end main */
                                       pthread exit((void*) 0);
                                     }/* end *matrixMul */
```

Asaduzzaman, A., Sibai, F.N., and Elsayed, H.; "Performance and Power Comparisons of MPI vs Pthread Implementations on Multicore Systems," in 2013 International Conference on Innovations in Information Technology (ITT'13), Al Ain, UAE, Mar. 17-19, 2013.

Matrix Multiplication (+) [C] = [A] [B]

	٢3	4	1	6	۱٢	5	6	9	3	٦
IC1 - [A] [B] -	1	2	5	7		4	5	3	1	
[0] = [7] [0] =	5	1	2	9	П	1	1	8	4	
		\sim	E.	1	Ш	-75			-41	

> 4 x 4 Matrix

 \triangleright

- How many multiplications and additions?
- > 64 (i.e., 4^3) multiplications → N^3 multiplications
- > 48 (i.e., 3 * 4^2) additions \rightarrow (N 1)N^2 additions

Matrix Multiplication (+) ■Divide 4x4 matrix into four 2x2 matrices^{A1,1} A1,2 > 4 x 4 Matrix ➢ 64 (i.e., 4^3) multiplications > 48 (i.e., 3 * 4^2) additions > 2 x 2 Matrix $A_{1,1} = \begin{bmatrix} 3 & 4 \\ 1 & 2 \end{bmatrix} \quad A_{1,2} = \begin{bmatrix} 1 & 6 \\ 5 & 7 \end{bmatrix} \quad B_{1,1} = \begin{bmatrix} 5 & 6 \\ 4 & 5 \end{bmatrix} \quad B_{1,2} = \begin{bmatrix} 9 & 3 \\ 3 & 1 \end{bmatrix}$ > 8 (i.e., 2^3) multiplications > 4 (i.e., 1 * 2^2) additions $A_{2,1} = \begin{bmatrix} 5 & 1 \\ 4 & 3 \end{bmatrix} \quad A_{2,2} = \begin{bmatrix} 2 & 9 \\ 5 & 6 \end{bmatrix} \quad B_{2,1} = \begin{bmatrix} 1 & 1 \\ 3 & 1 \end{bmatrix} \quad B_{2,2} = \begin{bmatrix} 8 & 4 \\ 4 & 1 \end{bmatrix}$ Are we reducing *s/+s? $\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} & C_{1,2} \\ C_{2,1} & C_{2,2} \end{bmatrix}$ What is the message?

18

- Matrix Multiplication (+)
 $\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix}$

 Divide 4x4 matrix into four 2x2 matrices

 > [C] = [A] [B]
 $A_{1,1} = \begin{bmatrix} 3 & 4 \\ 1 & 2 \end{bmatrix} A_{1,2} = \begin{bmatrix} 1 & 6 \\ 5 & 7 \end{bmatrix} B_{1,1} = \begin{bmatrix} 5 & 6 \\ 4 & 5 \end{bmatrix} B_{1,2} = \begin{bmatrix} 9 & 3 \\ 3 & 1 \end{bmatrix}$
 $A_{2,1} = \begin{bmatrix} 5 & 1 \\ 4 & 3 \end{bmatrix} A_{2,2} = \begin{bmatrix} 2 & 9 \\ 5 & 6 \end{bmatrix} B_{2,1} = \begin{bmatrix} 1 & 1 \\ 3 & 1 \end{bmatrix} B_{2,2} = \begin{bmatrix} 8 & 4 \\ 4 & 1 \end{bmatrix}$
 - Say, we have unlimited 2 x 2 Matrix solvers with 8 MULT
 - > Then it takes "only" 2 * 8 MULT time unit $C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1}$
 - > Do we have unlimited solvers/cores?

 $C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2}$

$$\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} & C_{1,2} \\ C_{2,1} & C_{2,2} \end{bmatrix} \begin{pmatrix} C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \\ C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{pmatrix}$$



Programming (Traditional C, Pthread/C, CUDA/C) Matrix Multiplication (in CUDA/C)

int main(void) {



```
global___ void dot( float *a, float *b, float *c ) {
    _____shared____float cache[threadsPerBlock];
    int tid = threadIdx.x + blockIdx.x * blockDim.x;
    int cacheIndex = threadIdx.x;
```

```
float temp = 0;
while (tid < N) {
   temp += a[tid] * b[tid];
   tid += blockDim.x * gridDim.x;
}
```

// set the cache values
cache[cacheIndex] = temp;

```
// synchronize threads in this block
    syncthreads();
```

```
// for reductions, threadsPerBlock must be a power of 2
// because of the following code
int i = blockDim.x/2;
while (i != 0) {
    if (cacheIndex < i)
        cache[cacheIndex] += cache[cacheIndex + i];
    _____syncthreads();
    i /= 2;
}</pre>
```

```
if (cacheIndex == 0)
    c[blockIdx.x] = cache[0];
```



Outline

Introduction

- > About Myself (Asaduzzaman)
 - Computing Systems: Past, Present, and Future

High Performance Computing (HPC)

- Hybrid HPC Systems and Parallel Computing/Programming
- "Regrouping Data/Threads for Improving CPU-GPU Performance"
- "A Communication-Aware Cache-Controller for HPC Systems"

Machine Learning (ML): Medical Image Processing

"Real-Time Image Processing for Breast Cancer Treatment"

- Geospatial Big Data (BD) Analytics using HPC and ML
- "Geospatial Cyberinfrastructure for Common Good"
- **Q/A: Discussion**



QUESTIONS? Any time, please!

Dr. Zaman



Name of the Game: performance, power, price, ...

CPU – Central Processing Unit GPU – Graphics Processing Unit SMT – Simultaneous Multi-Threading



Parallel Programming: OpenMP, Open MPI, GPU Programming



CPU-GPU System

Compute Unified Device Architecture (CUDA) – a parallel computing platform and application programming interface (API) model created by Nvidia

Parallel Computing: things to remember

One woman can make a baby in 9 months. Can 9 woman make a baby in 1 month? <u>No</u> But 9 women can make 9 babies in 9 months.

CPU – Central Processing Unit GPU – Graphics Processing Unit SMT – Simultaneous Multi-Threading

A process is a running program. A process can generate many processes (called <u>threads</u>). ...

Pipelining → Instruction-Level Parallelisms (ILP) → Thread-Level Parallelisms (TLP)





"Intel Xeon Phi has up to 72 cores," http://www.intel.com/content/www/us/en/products/processors/xeon-phi/xeon-phi-processors.html "Nvidia Tesla K80 has up to 4992 cores," http://www.nvidia.com/object/tesla-k80.html

CPU – Central Processing Unit GPU – Graphics Processing Unit SMT – Simultaneous Multi-Threading

SMT-Capable CPU-GPU Systems → High-Performance Computer (HPC) Systems support parallel computing



Name of the Game: performance, power, price, ...

[1] https://ark.intel.com/products/series/79666/Legacy-Intel-Core-Processors

[2] https://images.nvidia.com/content/pdf/kepler/Tesla-K80-BoardSpec-07317-001-v05.pdf

[3] https://en.wikipedia.org/wiki/Supercomputer

CPU – Central Processing Unit GPU – Graphics Processing Unit SMT – Simultaneous Multi-Threading

HPC Systems

- If SMT-capable 16-core CPU and 5000-core GPU card are used to build <u>a HPC system</u>, it offers about 9 Tera (10^12) FLOPS and <u>costs about \$5K</u>. [1]
- HPC: CPU i7-980X 130W, GPU Tesla K80 300W

Supercomputers

- A supercomputer may have more or less 300,000 processing cores and operate at Peta (10^15) FLOPS; however, it <u>costs tens of millions of dollars</u>. [2, 3]
- Tianhe-1A: 4.04 MW (about \$3.5 million per year)

Name of the Game: performance, power, price, ...

[1] https://insidehpc.com/hpc-basic-training/what-is-hpc/

[2] https://en.wikipedia.org/wiki/Supercomputer

[3] https://www.anandtech.com/show/8729/nvidia-launches-tesla-k80-gk210-gpu



High Performance Computing: Applications of HPC



HPC Simulation to understand things that are:

too big, too small, too fast, too slow, too expensive, or too dangerous

for experiments



the universe



proteins and diseases

https://www.youtube.com/watch?v=o7DQd8FkA6M&feature=youtu.be



Data analytics to analyze data sets: too big, too complex, too fast (streaming), too noisy, or too heterogeneous

for theory alone



images from telescopes



genomes from sequencers

High Performance Computing: Applications of HPC

Simulations Show the Effects of Climate Change in Hurricanes: Faster computers provides more detail – 250 Kmetre vs 25 Kmetre resulation





Michael Wehner, Prabhat, Chris Algieri, Fuyu Li, Bill Collins, Lawrence Berkeley National Laboratory; Kevin Reed, University of Michigan;

Andrew GeOelman, Julio Bacmeister, Richard Neale, National Center for Atmospheric Research

Poisson's Equation

 ... to solve electrostatic problems the Poisson's Equation (with Laplacian operator) can be used.

$$\nabla^2 \varphi = \frac{\partial^2 \varphi}{\partial x^2} + \frac{\partial^2 \varphi}{\partial y^2} + \frac{\partial^2 \varphi}{\partial z^2} = -\frac{\rho}{\epsilon}$$

where, ϕ is electric potential, ρ is the total volume charge density, and ϵ is permittivity of the medium.

 If the charge density is zero all over the region, the Poison's Equation becomes Laplace's equation:

$$\nabla^2 \varphi = \frac{\partial^2 \varphi}{\partial x^2} + \frac{\partial^2 \varphi}{\partial y^2} + \frac{\partial^2 \varphi}{\partial z^2} = 0$$

Wu, D. and Chen, J., "Efficient characterizations of composite materials electrical properties based on GPU accelerated finite difference method," in IEEE Antennas and Propagation Society International Symposium, Toronto, Canada, 2010.

Poisson's Equation \rightarrow Laplace's Equation

 For very uniform material, Laplace's equation can be considered as a three-dimensional steady state heat equation as shown below and can be solved using the discrete approach by writing computer program.

 $(\phi_{i+1,j,k} - \phi_{i,j,k})/dx + (\phi_{i,j+1,k} - \phi_{i,j,k})/dy + (\phi_{i,j,k+1} - \phi_{i,j,k})/dz + (\phi_{i,j,k} - \phi_{i-1,j,k})/dx + (\phi_{i,j,k} - \phi_{i,j-1,k})/dy + (\phi_{i,j,k} - \phi_{i,j,k-1})/dz = 0$

- Programs: Serial Vs Parallel
- Parallel: OpenMP, Open MPI, GPU/CUDA (shared memory)

Laplace Equation: CUDA Code without and with GPU Shared Memory



Asaduzzaman, A., Yip, C.M.*, Kumar, S., and Asmatulu, R.; "Fast, Effective, and Adaptable Computer Modeling and Simulation of Lightning Strike Protection on Composite Materials," in IEEE SoutheastCon Conference 2013, Jacksonville, Florida, April 4-7, 2013.

Data/Task Partitioning/Regrouping



Processing data without independency

Processing data with dependency

Problems include

Synchronization \rightarrow performance, errors, ...

Asaduzzaman, A., Gummadi, D., and Yip, C.M., "A Talented CPU-to-GPU Memory Mapping Technique," in IEEE SoutheastCon 2014, Lexington, Kentucky, March 13-16, 2014.

CPU-GPU System and Workflow



Asaduzzaman, A., Gummadi, D., and Yip, C.M., "A Talented CPU-to-GPU Memory Mapping Technique," in IEEE SoutheastCon 2014, Lexington, Kentucky, March 13-16, 2014.

Laplace Equation: Simulation Results



CPU-GPU System Parameters

red 'y							
1							
,							

CDCDU Time (coo)



Speedup Vs Data Size

Asaduzzaman, A., Yip, C.M.*, Kumar, S., and Asmatulu, R.; "Fast, Effective, and Adaptable Computer Modeling and Simulation of Lightning Strike Protection on Composite Materials," in IEEE SoutheastCon Conference 2013, Jacksonville, Florida, April 4-7, 2013.



CPU-to-GPU Memory Mapping







CPU-GPU cache memory subsystem Typical CPU to GPU memory map Proposed CPU to GPU memory map

\frown																			
Start	Parameter	Description		1	2	3	4	5	6	7	8		4	5	6	7	8		
Identify the parallel operations;	CPU	Intel Xeon	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_
Formulate Arrays/Matrices;	CPU Cores	8	U			~	v		v			v					-	v	_
	CPU RAM	6GB	0	0	0	0	0	0	0	0	0	0	1 0	0	0	0	0	0	1
Get the GPU parameters (number	Fermi GPU Card	NVIDIA Tesla C2075	0	0	0	0	0	0	0	0	0	0	2 0	0	0	0	0	0	2
of cores, shared memory size, etc.);	Fermi GPU Cores	448			č	č	Ĩ	č		~	Ĭ	-		č	,	~	č	-	~
Formulate Afrays/Matrices;	Fermi Clock Speed	1.15 GHz	0	U	0	U	U	0	0	0	0	U	3 0	0	0	0	0	U	3
Determine the number of threads	Fermi Global Memory	5.4GB	0	0	0	0	10000	10000	0	0	0	0	410000	10000	0	0	0	0	4
and number of blocks;	Fermi Shared Memory	49KB/Block	0	0	0	0	10000	10000	0	0	0	0	5 10000	10000	0	0	0	0	=
↓ 	Kepler GPU Card	NVIDIA Tesla K20m	U	0	U		10000	10000	U	U	U	0	5 10000	10000	U	U	0	U	2
Identify/partition the data-blocks in CPU memory for each thread:	Kepler GPU Cores	2496	0	0	0	0	0	0	0	0	0	0	6 0	0	0	0	0	0	6
↓ · · · · · · · · · · · · · · · · · · ·	Kepler Clock Speed	0.71 GHz	0	0	0	0	0	0	0	0	0	0	7 0	0	0	0	0	0	7
Regroup/copy the data-blocks to	Kepler Global Memory	4.8GB		~	č	č	ŭ	č		~	č	-		č	č		č	-	-
GPU global memory;	Kepler Shared Memory	49KB/Block	0	0	0	0	0	0	0	0	0	0	8 0	0	0	0	0	0	8
•	Operating System	Linux Debian	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Stop					10000								2.7						
Major Steps	System P	arameters					Va	alidatio	n: C	; vs	CL	JD	A/C R	esults					

Asaduzzaman, A., Gummadi, D., and Yip, C.M., "A Talented CPU-to-GPU Memory Mapping Technique," in IEEE SoutheastCon 2014, Lexington, Kentucky, March 13-16, 2014.

Simulation Results GPU Time Vs. Number of Threads Shared Memory Used: 32 KB 180 160 Value due to CPU Vs. GPU Computing 140 Node (1,1)/CPU 10000 Time (msec) 120 Kepler Node (1,1)/GPU 100 8000 Node (3,4)/CPU 80 Node (3,4)/GPU 6000 Value ⊟ Node (5,5)/CPU 60 Node (5,5)/GPU 4000 40 II Node (8,8)/CPU 20 2000 Node (8,8)/GPU 0 0 1x1 $2x^2$ 4x48x8 16x16 32x32 Iteration Iteration Iteration Iteration Number of Threads 10 50 100 Iteration GPU Time Vs # of Threads Validation: C Vs CUDA/C Results Impact of Shared Memory and Data Regrouping **GPU Time Vs. Shared Memory Used** (Problem Size: 512x512: GPU Card: Fermi) Number of Threads: 16x16 45 40 40 -Fermi 35



Asaduzzaman, A., Gummadi, D., and Yip, C.M., "A Talented CPU-to-GPU Memory Mapping Technique," in IEEE SoutheastCon 2014, Lexington, Kentucky, March 13-16, 2014.



To offer low-cost low-power high performance computing (HPC), multicore central processing unit (CPU)/many-core graphics processing unit (GPU) architectures have become the mainstream processor design choice.

No operating system on GPU cards \rightarrow no flexibility to write parallel programs.

- ... having hundreds or thousands of cores on a CPU ...
- high core-to-core
 communication delay
- High synchronization delay
- poor scalability

Other problems include

 \succ high power consumption \rightarrow heat

Root causes of the problems include

- The traditional power-hungry dynamic characteristics of multi-level caches
- The wired network topologies

This project aims to enhance the scalability of multicore/many-core systems by maneuvering the cache subsystem and normalizing the parallelism in multithreading. The proposed level-2 cache-mediator (L2CM) assists in minimizing memory latency and synchronization delay.

A novel multicore architecture with victim cache block



Memory Subsystem with Shared CL2





Proposed architecture with SVC



Memory Subsystem with Dedicated CL2



Improvement in latency and power consumption

DASH-Like Multicore WNoC Arch. to Minimize Latency.



Asaduzzaman, A., Chidella, K.K.*, and Vardha, D.*, "An Energy-Efficient Directory Based Multicore Architecture with Wireless Routers to Minimize the Communication Latency," IEEE Transactions on Parallel and Distributed Systems (TPDS), Vol. 28, No. 2, pp. 374-385, May 2016.

DASH-Like Multicore WNoC Arch. to Minimize Latency.



(DASH) Multiprocessor System

Proposed architecture with a centralized directory and wireless routers

Subnet (1, 1,X

Core #	Block 0	Block 1	Block 2	Block 3	Block 4	Block 5	Block 6	Block 7
Core1	0 Addr							
(0, 0.0)	Empty							

A ROW IN THE DIRECTORY REPRESENTS THE INITIAL STAGE OF CORE-1

Designing directory of the proposed WNoC architecture using a MESI-like protocol

Asaduzzaman, A., Chidella, K.K.*, and Vardha, D.*, "An Energy-Efficient Directory Based Multicore Architecture with Wireless Routers to Minimize the Communication Latency," IEEE Transactions on Parallel and Distributed Systems (TPDS), Vol. 28, No. 2, pp. 374-385, May 2016.

DASH-Like Multicore WNoC Arch. to Minimize Latency.

Simulat	tion:		SOURCE AND DESTINA	TION NODES FOR DIFFERENT C	OMMUNICATION CASES		
2		Case Number	Source Node (S)	Destination Node (D)	Remark		
Sec. 1		Case 1	Core - > (0, 0.0)	Core - > (1, 1.8)	S and D are in different subnets		
71		Case 2	Core - > (0, 0.4)	Core - > (1, 1.4)	S and D are in different subnets		
		Case 3	Core - > (0, 0.7)	Core - > (1, 0.1)	S and D are in different subnets		
		Case 4	Core - > (0, 0.3)	Core - > (0, 1.5)	S and D are in different subnets		
		Case 5	Core - > (1, 0.5)	Core - > (0, 1.2)	S and D are in different subnets		
		COMMUNICATION LATENCY	FOR THREE DIFFERENT	ARCHITECTURES			
Simulation: Different Scenarios Case 1: (0,0.0)-(1,1.8) Case 2: (0,0.4)-(1,1.4) Case 3: (0,0.7)-(1,0.1) Case 4: (0,0.3)-(0,1.5) Case 5: (1,0.5)-(0,1.2) Different Sc Case 1: (0,0 Asaduzzaman, A.,		Mesh (multicasting)	WNoC Archi	tecture Proposed Arc	hitecture		
Case 1: (0,0.0)-	Case 1: (0,0.0)-(1,1.8) 4x9+40=76		4x4+40=56	4x2+40=48	-		
Case 2: (0,0.4)-(1,1.4) 4x5+4		4x5+40=60	4x0+40=40	4x0+40=40			
Case 3: (0,0.7)-	(1,0.1)	4x4+40=56	4x2+40=48	4x1+40=44			
Case 4: (0,0.3)-	(0,1.5)	4x4+40=56	4x2+40=48	4x1+40=44			
Case 5: (1,0.5)-	(0,1.2)	4x4+40=56	4x3+40=52	4x1+40=44			
		Total F	OWER CONSUMPTION F	OR THREE ARCHITECTURES			
	Different S	cenarios Mesi	h Architecture	WNoC Architecture	Proposed Architecture		
	Case 1: (0,0	0.0)-(1,1.8) Ptot	= P1 + P2+ P3	Ptot = Psd + Pds	Ptot = Psdr + Pcdr		
		P1 =	(Pwr*Nwr) +	Psd=Pawrsn+(Pcwr*Ncwr)	Psdr=Pawrsn+(Pcwr*Nc		
		((Pcwr*Ncwr) = 43	+Pcwl+3(Pwl+Pcasn)	wr)+Pcwl+Pwl		
		P2 =	(Pwr*Nwr) +	=2.5+(3*2)+3.3+25.8 = 37.6	=2.5+(3*2)+3.3+1.1		
		((Pcwr*Ncwr) = 43	Pds = Pdsn+Pwl+Pssn	= 12.9		
Asaduzzaman, A.,		P3 =	Palwr+ Pcanw	= 11.8+1.1+11.8	Pcdr = Pdr + Pcwl 46		
the Communicatio	ł	=	5.5 + 19.5 = 25	= 24.7	= 6 + 3.3 = 9.3		

DASH-Like Multicore WNoC Arch. to Minimize Latency.



Asaduzzaman, A., Chidella, K.K.*, and Vardha, D.*, "An Energy-Efficient Directory Based Multicore Architecture with Wireless Routers to Minimize the Communication Latency," IEEE Transactions on Parallel and Distributed Systems (TPDS), Vol. 28, No. 2, pp. 374-385, May 2016.

A Level-2 Cache-Mediator for Enhancing Scalability

GPU Card L2CM (Logic, Storage, and Router) CPU Core1.....CL1 (D1|I1) Core2.....CL1 (D1|I1) Unified CL2 CL3, etc. or (Shared or Main Memory Router(s) Distributed) (a) The proposed L2CM in a CPU-GPU system L2CM L2CM Storage Control Cached Block Info CPU Logic Subnet 3 / Subnet 4 Cache Miss Blk. Info Victim Blocks Wireless Streaming Blocks Router Data/Thread Info Subnet 1 Subnet 2 (b) The proposed L2CM subsystem (c) Communication module for the system Architectural layout of a CPU-GPU system with the proposed L2CM

Asaduzzaman, A. and Sibai, F.N.*, "A Communication-Aware Cache-Controller to Minimize the HPC Communication Latency," under preparation, IEEE Transactions on Parallel and Distributed Systems (TPDS), 2020.

A Level-2 Cache-Mediator for Enhancing Scalability

L2CM control logic can be used to assist the CPU with the following tasks:

Searching for any block x: In case of a CL1 miss, other CL1s should be checked first to find the required block x. If x is in {Cached Block Info}, then Satisfy the request from one of the CL1s; Else check L2CM and CL2 at the same time If found in L2CM, swap CL1 block with L2CM block; done; If found in CL2, normal cache activities... Else issue stream buffering call (say, from main memory).

Selecting CL1 victim block x:

Jaree

Unive

If CL1 is full and needs to bring in a new block, then a victim block is selected to replace the new block. x ← using Cache Miss Block Information, find the one with the minimum cache misses.

Determining if CL1 victim block x should be stored in L2CM as a Victim Block:

If x is NOT in {L2CM Victim Blocks}, then

'b' ← the L2CM Victim Block that has the minimum cache misses If (number of cache misses in x) > (number of cache misses in b), then L2CM victim block x should be stored in L2CM; replace b with x.

Regrouping data/threads for GPU computing:

Step 1: Find the number of cores on the GPU card.

Step 2: Identify the parallel segments (let's call them subproblems) of the problem.

Step 3: Determine the data-size of the subproblem (such as number of rows and columns in a mesh).

Step 4: Determine the number of computations and the optimal number of threads.

"Open2C framework and OpenSoC Fabric to build up a communication-aware level-2 cache controller"

2020 SUMMER RESEARCH AT BERKELEY LAB2019 Sustainable Research Pathways Workshop \rightarrow Matched with Berkeley Lab Researcher

This project aims to use the Berkeley Lab Open Cache Coherence (Open2C) framework and OpenSoC Fabric to build up a communication-aware level-2 cache controller (CAL2CC). This project is expected to provide a good way for exercising the Open2C and OpenSoC. The proposed CAL2CC has potential to enhance the scalability of multicore systems by maneuvering their cache memory subsystems.



Asaduzzaman, A., "Open2C framework and OpenSoC Fabric to build up a communication-aware level-2 cache controller," proposal submitted for 2020 SUMMER RESEARCH AT BERKELEY LAB, 2019 Sustainable Research Pathways Workshop, matched with Dr. John Shalf https://crd.lbl.gov/departments/computer-science/cag/research/open2c/ https://crd.lbl.gov/departments/computer-science/cag/research/opensoc-fabric/

High Performance Computing

HPC or Supercomputing?

Consideration	HPC	Supercomputing	Note
Processing Cores	~5,000 (CPU, GPU, homogeneous)	~300,000 (CPU, GPU, heterogeneous)	
Processing Power	Tera (10^12) FLOPS	Peta (10^15) FLOPS	
Power (Energy)	Low (~430 W)	High (~4.04 MW)	
Price	Low (~\$5K)	High (10x M\$)	
Analogy: Cars	Formula One Race cars	Special, Expensive Race cars	

Outline

Introduction

- > About Myself (Asaduzzaman)
 - Computational Systems: Past, Present, and Future

High Performance Computing (HPC)

- Hybrid HPC Systems and Parallel Computing/Programming
- "Regrouping Data/Threads for Improving CPU-GPU Performance"
- "A Communication-Aware Cache-Controller for HPC Systems"

Machine Learning (ML): Medical Image Processing

"Real-Time Image Processing for Breast Cancer Treatment"

- Geospatial Big Data (BD) Analytics using HPC and ML
- "Geospatial Cyberinfrastructure for Common Good"
- **Q/A: Discussion**



QUESTIONS? Any time, please!

Dr. Zaman

Poor contrasts of mammogram images may lead mistakes while treating breast cancer patients.

Introduce a novel imaging technique ... using the numerical pixel-values and the hidden attributes of the target mammogram images.

The extracted feature values are split into training and testing sets. ML

Pattern recognition techniques, namely the Linear Discriminant Analysis (LDA) method and Support Vector Machine (SVM) model, are used for training and testing purposes.

Images from the Digital Database for Screening Mammogram (DDSM) and Mammographic Image Analysis Society (MIAS) are used.

Experimental results using 1505 (1000 + 505) images, we observe a 100% taxonomy rate of identifying benign and malignant cells of the mammogram images.

Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-UI-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.





(a) ROI Area = Area A1 + Area A2 + Area A3

(b) Perimeter is indicated by the solid line

Region of Interest (ROI) Detection

Feature Extraction Geometrical Features

Area, Perimeter, and Radius

Area (of a circular shape) = πr^2 ... (1a) Area (of an irregular shape) = $\sum_i \sum_j A_{i,j}$... (1b)

Perimeter (of a circular shape) = $2\pi r$... (2a) Perimeter (of an irregular shape) = $\sum_i \sum_j P_{ij}$... (2b)



A 7x8 matrix of a ROI with 7x8 pixels

Textural Features

Mean Value, Global Mean, and Standard Deviation, Entropy, and Skewness

 $Entropy = -\sum(I \ge \log_2(I)) \dots (3)$

Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-UI-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.

Data Analysis

LDA Value = Value1 x Weight1 + Value2 x Weight2 + ...

+ Final-Value x Final-Weight(4)

SVM Value = Normalized-Value1 x Weight1 + Normalized-Value2 x Weight2 + ...

+ Normalized-Final-Value x Final-Weight(5)

Mammogram Images Used

Sample of Mammogram Images Considered

From DDMS 2620 and MIAS 322 images, we used 1383 DDMS and MIAS 122 images.

~	Image	Source	Category	Remark	
	Mdb021.pgm	MIAS	Benign	False positive at bottom	
	Mdb032.pgm Mdb063.pgm	MIAS MIAS	Benign Benign	Normal breast Benign mass at middle	
	Mdb091.pgm	MIAS	Benign	Dense normal breast	
	Mdb148.pgm	MIAS	Malignant	Speculated masses	
	Mdb179.pgm	MIAS	Malignant	Tumor on entire breast	
	Mdb184.pgm	MIAS	Malignant	Tumor is clearly visible	
	Mdb202.pgm	MIAS	Malignant	Big tumor at middle	Tools Languages Used:
	D-1077-1	DDMS	Malignant	False positive tumor	
	D-4032-1	DDMS	Malignant	Malignant mass	Photomania DX, MATLAB,
	D-4126-1	DDMS	Malignant	Tumor – first stage	LDA. SVM. Excel
_	D-4141-1	DDMS	Malignant	Malignant tumor	, ,

Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-UI-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.

Experimental Results



Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-UI-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.

Experimental Results



Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-UI-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.

Experimental Results

LDA Value (MIAS) = 0.026 x Mean-Value + 0.179 x Standard-Deviation -

LDA Value (DDSM) = 0.022 x Mean-Value - 0.226 x Global-Mean +

0.069 x Standard-Deviation - 0.024 x Entropy -

SVM Value (MIAS) = -0.2575 x Normalized-Area + 1.3209 x Norm-Perimeter -

0.1538 x Norm-Radius + 0.9799 x Norm-Mean-Value +

0.1819 x Norm-Global-Mean + 1.6045 x Norm-Std-Deviation -

SVM Value (DDSM) = 1.3406 x Normalized-Mean-Value -

0.4456 x Norm-Global-Mean + 1.7355 x Norm-Std-Deviation -

Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-UI-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.

Experimental Results

Illustration of LDA and SVM methods to separate MIAS images into benign or malignant

Vaara			IDA	SUM								
Decision	Mean Value		Global Mean		Std. Deviation		Entr	ropy	Skew	mess	Value	Value
Decision	Actual	Norm.	Actual	Norm.	Actual	Norm.	Actual	Norm.	Actual	Norm.	value	value
Benign	130.00	-0.804	1.022	-1.038	5.232	-0.825	-5.213	0.863	-1.235	-0.804	-3.450	-3.638
Benign	126.00	-0.912	1.034	-1.029	6.236	-0.742	-1.236	0.920	38.256	1.608	-4.122	-4.371
Benign	115.00	-1.208	1.016	-1.043	10.235	-0.410	-2.327	0.904	36.236	1.484	-3.637	-4.424
Benign	105.00	-1.478	1.050	-1.015	4.266	-0.905	0.254	0.941	0.124	-0.721	-4.400	-4.495
Malignant	184.00	0.651	1.041	1.105	30.213	1.247	-136.33	-1.021	-2.362	-0.873	4.935	5.759
Malignant	178.00	0.489	1.005	0.972	32.325	1.422	-140.36	-1.079	3.236	-0.531	5.139	5.796
Malignant	188.00	0.759	1.032	1.222	26.320	0.924	-97.33	-0.461	4.325	-0.464	3.488	4.087
Malignant	190.00	0.813	0.973	0.959	25.236	0.834	-165.33	-1.438	3.250	-0.530	4.656	5.773

Illustration of LDA and SVM methods to separate DDSM images into benign or malignant

Known Decision	Classification of DDSM Images using Texture Values										TDA	SUDA
	Mean Value		Global Mean		Std. Deviation		Entropy		Skewness		Value	Value
	Actual	Norm.	Actual	Norm.	Actual	Norm.	Actual	Norm.	Actual	Norm.	value	value
Benign	153.00	-0.080	0.236	-1.241	2.00	-1.096	-6.33	1.000	40.230	-0.039	-3.318	-3.593
Benign	89.00	-1.732	0.460	-1.106	3.60	-0.994	-16.24	0.858	19.236	-0.070	-3.988	-5.307
Benign	162.00	0.153	0.980	-0.791	1.30	-1.141	-10.32	0.943	10.326	-0.083	-2.613	-3.402
Benign	113.00	-1.113	1.190	0.664	2.40	-1.071	-19.24	0.814	20.370	-0.068	-3.660	-4.691
Malignant	186.00	0.772	2.360	0.044	26.00	0.443	-170.00	-1.356	-2.326	-0.101	3.405	5.952
Malignant	203.00	1.211	1.236	-0.636	31.00	0.764	-100.00	-0.348	-4.236	-0.104	2.739	4.707
Malignant	198.00	1.082	3.260	0.588	20.00	0.059	-190.00	-1.644	-4.690	-0.105	3.582	6.227
Malignant	210.00	1.392	1.260	-0.622	36.00	1.085	-200.00	-1.788	-5.236	-0.105	5.653	9.347

Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-Ul-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.

60

Real-Time Image Processing for Surgical Procedures





61

Outline

Introduction

- > About Myself (Asaduzzaman)
 - Computational Systems: Past, Present, and Future

High Performance Computing (HPC)

- Hybrid HPC Systems and Parallel Computing/Programming
- "Regrouping Data/Threads for Improving CPU-GPU Performance"
- "A Communication-Aware Cache-Controller for HPC Systems"
- Machine Learning (ML): Medical Image Processing
 - "Real-Time Image Processing for Breast Cancer Treatment"
 - Geospatial Big Data (BD) Analytics using HPC and ML
 - "Geospatial Cyberinfrastructure for Common Good"
 - **Q/A: Discussion**



QUESTIONS? Any time, please!

Dr. Zaman

Geospatial Big Data Analytics using HPC and ML "Geospatial Cyberinfrastructure for Common Good"

Problem Statement

... how the integration of essential geospatial principles (such as spatial constraints in assessing events) with cyberinfrastructure may offer a promising pathway for solving complex problems and improving real-time decision-making practices for economic success ...

Methodology

Getting Geospatial Data – Cloud, Fog, and Mist/Edge Computing (HPC) Analyzing Big Data Faster in Real-Time – Machine Learning (ML) Make Effective Decisions for Common Good – Big Data (BD) Analytics



An illustration of a geospatial cyberinfrastructure



Traffic information helps make better profits

Asaduzzaman, A., "Geospatial Cyberinfrastructure for Regional Economic Growth and Sustainability," Sustainable Research Pathways Workshop, organized by Sustainable Horizons Institute and Lawrence Berkeley National Laboratory, Berkeley Lab, CA, Dec. 2-3, 2019.

Outline

Introduction

- > About Myself (Asaduzzaman)
 - Computational Systems: Past, Present, and Future

High Performance Computing (HPC)

- Hybrid HPC Systems and Parallel Computing/Programming
- "Regrouping Data/Threads for Improving CPU-GPU Performance"
- "A Communication-Aware Cache-Controller for HPC Systems"

Machine Learning (ML): Medical Image Processing

- "Real-Time Image Processing for Breast Cancer Treatment"
- Geospatial Big Data (BD) Analytics using HPC and ML
 - "Geospatial Cyberinfrastructure for Common Good"

Q/A: Discussion



QUESTIONS? Any time, please!

Dr. Zaman

WICHITA STATE UNIVERSITY

About WSU

WASHINGTON STATE We are not <u>WSU</u> for <u>UNIVERSITY</u>.

. We are

What's new...



What else...



- Wichita State is the house of the original Pizza Hut. Two Wichita State students, brothers Dan and Frank Carney, started the Pizza Hut business in 1958. The restaurant has since become one of the biggest pizza chains in the world. The original building resides at Wichita State as a museum.
- U.S.News Best Engineering Schools 2020 #95 Wichita State; #87 wsu.edu; #1 MIT; #2 Stanford; #3 UC Berkeley; w #95 ..., KU, UK,



Wichita State University

Wichita, KS

#95 in Best Engineering Schools (tie)

https://www.usnews.com/best-graduate-schools/top-engineering-schools/eng-rankings



names	Municipal University of Wichita					
Туре	State university					
Established	1895					
Affiliation	Kansas Board of Regents					
Endowment	\$247.75 million (2017) ^[1]					
President	Andy Tompkins (interim) ^[2]					
Provost	Rick Muma					
Academic staff	520					
Students	16,058 (Fall 2019) ^[3]					
Location	Wichita, Kansas, U.S. ^[4] 🥥 37°43′09'N 97°17′35'W					
Campus	Urban, 330 acres (130 ha)					
Colors	Black and Shocker Yellow ^[5]					
Nickname	Shockers					
Sporting affiliations	NCAA Division I – The American					
Mascot	WuShock					
Website	wichita.edu 🚱					

Vichita State





Research Activities

Research supported by Kansas NSF, Nvidia, CybertronPC, WSU, ...

Asaduzzaman, A., Sibai, F.N., Mitra, P., Chidella, K.K., Saeed, K.A., and Altaf-UI-Amin, M., "An Effective Technique to Analyze Poor Contrast Mammogram Images for Breast Cancer Diagnosis," under review, Elsevier Journal on Expert Systems with Applications (ESWA), Manuscript No. ESWA-D-19-06033.

- Asaduzzaman, A., "Open2C framework and OpenSoC Fabric to build up a communication-aware level-2 cache controller," 2020 SUMMER RESEARCH AT BERKELEY LAB, Host Scientist John Shalf, Project38, NSA, the DOE Office of Science, and NNSA.
- Sibai, F., El-Moursy, A., and Asaduzzaman, A., "Hardware Acceleration of the STRIKE String Kernel Method for Estimating Protein to Protein Interactions," under review, IEEE/ACM Transactions on Computational Biology and Bioinformatics (TCBB), Manuscript No. TCBB-2020-01-0008.
- Asaduzzaman, A., "A Communication-Aware Cache-Mediator for High Performance Computer Systems to Achieve Energy-Efficient Scalable Performance," Collaborator Henry Neeman, Director of OSCER at the University of Oklahoma, USA.

 CAPPLab earned top research designation (GPU Research Center) by Nvidia in 2015.





COMPUTATIONAL RESEARCH

John M. Shalf

Department Head for Computer Science <u>JShalf@lbl.gov</u> Phone: +1 510 486 4508 | +1 510 316 9427 Fax: +1 510 486 4300



CURRICULUM VITA Henry J. Neeman, University of Oklahoma Assistant Vice President, Information Technology - Research Strategy Advisor Director, OU Supercomputing Center for Education & Research (OSCER) Associate Professor, Gallogly College of Engineering Adjunct Associate Professor, School of Computer Science 3200 Marshall Ave Suite 130, Norman OK 73019 405-325-5386, 405-325-5486 (fax), hneeman@ou.edu http://hneeman.oscer.ou.edu/

Wichita State News



my WSU Search WSU News Q Bb WSU News Home WSU Events **News RSS Feeds** Media Center FEATURED STORIES Academics Þ Arts Athletics 0 **Campus Life Diversity/Inclusion** Innovation Innovation Campus Research Technology

Photo: File

Asaduzzaman's Computer Architecture and Parallel Program Laboratory (CAPPLab), WSU lab, has been named a GPU (graphics processing unit) Research Center by NVIDIA, the world leader in visual computing.

Wichita State lab earns top research designation

Monday, November 9, 2015



ALL STORIES

WSU, BCG forge partnership to advance digital manufacturing

Senior wins award for out-of-the-box thinking

Campus involvement helps senior succeed

Student-led initiative brings TEDx to Wichita

どうもありがとうございます (doumo arigatou gozaimasu)

Contact: Abu Asaduzzaman (Zaman) E-mail: <u>Abu.Asaduzzaman@wichita.edu</u> Phone: +1-316-978-5261 <u>https://www.wichita.edu/academics/engineering/eecs/faculty/Abu.php</u>

Q/A: Discussion

If x + 1/y = 1 and y + 1/z = 1, what is xyz?